Tegra is a system on a chip (SoC) series developed by Nvidia for mobile devices such as smartphones, personal digital assistants, and mobile Internet devices. The Tegra integrates an ARM architecture central processing unit (CPU), graphics processing unit (GPU), northbridge, southbridge, and memory controller onto one package. Early Tegra SoCs are designed as efficient multimedia processors, while more recent models emphasize gaming performance without sacrificing power efficiency.
Maps, Directions, and Place Reviews
History
The Tegra APX 2500 was announced on February 12, 2008. The Tegra 6xx product line was revealed on June 2, 2008, and the APX 2600 was announced in February 2009. The APX chips were designed for smartphones, while the Tegra 600 and 650 chips were intended for smartbooks and mobile Internet devices (MID).
The first product to use the Tegra was Microsoft's Zune HD media player in September 2009, followed by the Samsung M1. Microsoft's KIN was the first cellular phone to use the Tegra; however, the phone did not have an app store, so the Tegra's power did not provide much advantage. In September 2008, Nvidia and Opera Software announced that they would produce a version of the Opera 9.5 browser optimised for the Tegra on Windows Mobile and Windows CE. At Mobile World Congress 2009, Nvidia introduced its port of Google's Android to the Tegra.
On January 7, 2010, Nvidia officially announced and demonstrated its next generation Tegra system-on-a-chip, the Nvidia Tegra 250, at Consumer Electronics Show 2010. Nvidia primarily supports Android on Tegra 2, but booting other ARM-supporting operating systems is possible on devices where the bootloader is accessible. Tegra 2 support for the Ubuntu GNU/Linux distribution was also announced on the Nvidia developer forum.
Nvidia announced the first quad-core SoC at the February 2011 Mobile World Congress event in Barcelona. Though the chip was codenamed Kal-El, it is now branded as Tegra 3. Early benchmark results show impressive gains over Tegra 2, and the chip was used in many of the tablets released in the second half of 2011.
In January 2012, Nvidia announced that Audi had selected the Tegra 3 processor for its in-vehicle infotainment systems and digital instruments display. The processor will be integrated into Audi's entire line of vehicles worldwide, beginning in 2013. The process is ISO 26262-certified.
In summer of 2012 Tesla Motors began shipping the Model S all electric, high performance sedan, which contains two NVIDIA Tegra 3D Visual Computing Modules (VCM). One VCM powers the 17-inch touchscreen infotainment system, and one drives the 12.3-inch all digital instrument cluster."
In March 2015, Nvidia announced the Tegra X1, the first SoC to have a graphics performance of 1 teraflop. At the announcement event, Nvidia showed off Epic Games' Unreal Engine 4 "Elemental" demo, running on a Tegra X1.
On October 20, 2016, Nvidia announced that Nintendo's then upcoming Switch hybrid home/portable game console will be powered by Tegra hardware.
On March 15, 2017, TechInsights revealed the Nintendo Switch is powered by the Tegra X1 (model T210).
Specifications
Tegra APX
- Processor: ARM11 600 MHz MPCore (originally GeForce ULV)
- Suffix: APX (formerly CSX)
- Memory: NOR or NAND flash, Mobile DDR
- Graphics: Image processor (FWVGA 854×480 pixels)
- Up to 12 megapixels camera support
- LCD controller supports resolutions up to 1280×1024
- Storage: IDE for SSD
- Video codecs: up to 720p MPEG-4 AVC/h.264 and VC-1 decoding
- Includes GeForce ULV support for OpenGL ES 2.0, Direct3D Mobile, and programmable shaders
- Output: HDMI, VGA, composite video, S-Video, stereo jack, USB
- USB On-The-Go
- Enhanced NAND flash
- Video codecs:
- 720p H.264 Baseline Profile encode or decode
- 720p VC-1/WMV9 Advanced Profile decode
- D-1 MPEG-4 Simple Profile encode or decode
Tegra 6xx
- Targeted for GPS segment and automotive
- Processor: ARM11 700 MHz MPCore
- Memory: low-power DDR (DDR-333, 166 MHz)
- SXGA, HDMI, USB, stereo jack
- HD camera 720p
- Targeted for GTX of handheld and notebook
- Processor: ARM11 800 MHz MPCore
- Low power DDR (DDR-400, 200 MHz)
- Less than 1 watt envelope
- HD image processing for advanced digital still camera and HD camcorder functions
- Display supports 1080p at 24 frame/s, HDMI v1.3, WSXGA+ LCD and CRT, and NTSC/PAL TV output
- Direct support for Wi-Fi, disk drives, keyboard, mouse, and other peripherals
- A complete board support package (BSP) to enable fast time to market for Windows Mobile-based designs
Tegra 2
The second generation Tegra SoC has a dual-core ARM Cortex-A9 CPU, an ultra low power (ULP) GeForce GPU, a 32-bit memory controller with either LPDDR2-600 or DDR2-667 memory, a 32KB/32KB L1 cache per core and a shared 1MB L2 cache. Tegra 2's Cortex A9 implementation does not include ARM's SIMD extension, NEON. There is a version of the Tegra 2 SoC supporting 3D displays; this SoC uses a higher clocked CPU and GPU.
The Tegra 2 video decoder is largely unchanged from the original Tegra and has limited support for HD formats. The lack of support for high-profile H.264 is particularly troublesome when using online video streaming services.
Common features:
- CPU cache: L1: 32 KB instruction + 32 KB data, L2: 1 MB
- 40 nm semiconductor technology
Devices
Tegra 3
The Tegra 3 (codenamed "Kal-El") is functionally a SoC with a quad-core ARM Cortex-A9 MPCore CPU, but includes a fifth "companion" core in what Nvidia refers to as a "variable SMP architecture". While all cores are Cortex-A9s, the companion core is manufactured with a low-power silicon process. This core operates transparently to applications and is used to reduce power consumption when processing load is minimal. The main quad-core portion of the CPU powers off in these situations.
Tegra 3 is the first Tegra release to support ARM's SIMD extension, NEON.
The GPU in Tegra 3 is an evolution of the Tegra 2 GPU, with 4 additional pixel shader units and higher clock frequency. It can also output video up to 2560×1600 resolution and supports 1080p MPEG-4 AVC/h.264 40 Mbit/s High-Profile, VC1-AP, and simpler forms of MPEG-4 such as DivX and Xvid.
The Tegra 3 was released on November 9, 2011.
Common features:
- CPU cache: L1: 32 KB instruction + 32 KB data, L2: 1 MB
- 40 nm LPG semiconductor technology by TSMC
Devices
Tegra 4
The Tegra 4 (codenamed "Wayne") was announced on January 6, 2013 and is a SoC with a quad-core CPU, but includes a fifth low-power Cortex A15 companion core which is invisible to the OS and performs background tasks to save power. This power-saving configuration is referred to as "variable SMP architecture" and operates like the similar configuration in Tegra 3.
The GeForce GPU in Tegra 4 is again an evolution of its predecessors. However, numerous feature additions and efficiency improvements were implemented. The number of processing resources was dramatically increased, and clock rate increased as well. In 3D tests, the Tegra 4 GPU is typically several times faster than that of Tegra 3. Additionally, the Tegra 4 video processor has full support for hardware decoding and encoding of WebM video (up to 1080p 60Mbit/s @ 60fps).
Along with Tegra 4, Nvidia also introduced i500, an optional software modem based on Nvidia's acquisition of Icera, which can be reprogrammed to support new network standards. It supports category 3 (100Mbit/s) LTE but will later be updated to Category 4 (150Mbit/s).
Common features:
- CPU cache: L1: 32 KB instruction + 32 KB data, L2: 2 MB
- 28 nm HPL semiconductor technology
1 Pixel shaders : Vertex shaders : Pixel pipelines
Devices
Tegra 4i
The Tegra 4i (codenamed "Grey") was announced on February 19, 2013. With hardware support for the same audio and video formats, but using Cortex-A9 cores instead of Cortex-A15, the Tegra 4i is a low-power variant of the Tegra 4 and is designed for phones and tablets. Unlike its Tegra 4 counterpart, the Tegra 4i also integrates the Icera i500 LTE/HSPA+ baseband processor onto the same die.
Common features:
- 28 nm HPM semiconductor technology
- CPU cache: L1: 32 KB instruction + 32 KB data, L2: 1 MB
1 Pixel shaders : Vertex shaders : Pixel pipelines
Devices
Tegra K1
Nvidia's Tegra K1 (codenamed "Logan") features ARM Cortex-A15 cores in a 4+1 configuration similar to Tegra 4, or Nvidia's 64-bit Project Denver dual-core processor as well as a Kepler graphics processing unit with support for Direct3D 12, OpenGL ES 3.1, CUDA 6.5, OpenGL 4.4/OpenGL 4.5, and Vulkan. Nvidia claims that it outperforms both the Xbox 360 and the PS3, whilst consuming significantly less power.
Support Adaptive Scalable Texture Compression.
In late April 2014, Nvidia shipped the "Jetson TK1" development board containing a Tegra K1 SoC and running Ubuntu Linux.
- Processor:
- 32-bit variant quad-core ARM Cortex-A15 MPCore R3 + low power companion core
- or 64-bit variant with dual-core Project Denver (variant once codenamed "Stark")
- GPU consisting of 192 ALUs using Kepler technology
- 28 nm HPM process
- Released in Q2 2014
- Power consumption: 8 watts
1 Unified Shaders : Texture mapping units : Render output units
2 ARM Large Physical Page Extension (LPAE) supports 1 TiB (240 bytes). The 8 GiB limitation is part-specific.
Devices
Tegra X1
Nvidia's Tegra X1 (codenamed "Erista") features four ARM Cortex-A57 cores and four ARM Cortex-A53 cores, as well as a Maxwell-based graphics processing unit. It supports Adaptive Scalable Texture Compression. Contrary to initial belief, Nvidia does not use the eight cores in ARM big.LITTLE configuration. Instead devices utilizing the Tegra X1 always show themselves as having only four ARM Cortex-A57 cores available. The other four ARM Cortex-A53 cores can not be accessed by the operating system and are used automatically in very low power scenarios determined by the CPU itself.
- CPU: ARMv8 ARM Cortex-A57 quad-core + ARM Cortex-A53 quad-core (64-bit)
- GPU: Maxwell-based 256 core GPU
- MPEG-4 HEVC & VP9 encoding/decoding support
- TSMC 20 nm process
- TDP 15 watts, with average power consumption less than 10 watts
Devices
Tegra X2
Nvidia's Tegra X2 (codenamed "Parker") features Nvidia's own custom general-purpose ARMv8-compatible core Denver 2 as well as code-named Pascal graphics processing core with GPGPU support. The chips are made using FinFET process technology using TSMC's 16 nm FinFET+ manufacturing process.
- CPU: Nvidia Denver2 ARMv8 (64-bit) dual-core + ARMv8 ARM Cortex-A57 quad-core (64-bit)
- RAM: up to 16GB LPDDR4
- GPU: Pascal-based, 256 CUDA cores
- TSMC 16 nm FinFET process
- TDP: 7.5-15W
Devices
Xavier
The most recent Tegra SoC, named Xavier after the comic book character Professor X, was announced on 28 September 2016. Its release date might be in the end of 2017. It is to contain 7 billion transistors and 8 custom ARMv8 cores, a Volta GPU with 512 CUDA cores, an open sourced TPU (Tensor Processing Unit) called DLA (Deep Learning Accelerator) and is to be made on TSMC 16 nm FinFET+ process. It is able to encode and decode 8K Ultra HD (7680×4320). Nvidia aims for a 20-30 watt TDP and the die size is estimated to be about 300mm2.
- CPU: Nvidia custom ARMv8 (64-bit), 8 cores
- GPU: Volta-based, 512 CUDA cores
- TSMC 16 nm FinFET process
- 20 TOPS DL and 160 SPECint @ 20 W; 30 TOPS DL @ 30 W (TOPS DL = Deep Learning Tera-Ops)
Devices
Comparison
* Pixel shaders + Vertex shaders. Since Kepler, Unified shaders are used.
Software support
Linux
Nvidia distributes proprietary device drivers for Tegra through OEMs and as part of its "Linux for Tegra" (formerly "L4T") development kit. The newer and more powerful devices of the Tegra family are now supported by Nvidia's own Vibrante Linux distribution. Vibrante comes with a larger set of GNU/Linux tools plus several Nvidia provided libraries for acceleration in the area of data processing and especially image processing for driving safety and automated driving up to the level of deep learning and neuronal networks that make e.g. heavy use of the CUDA capable accelerator blocks, and via OpenCV can make use of the NEON vector extensions of the ARM cores.
As of April 2012, due to different "business needs" from that of their GeForce line of graphics cards, Nvidia and one of their Embedded Partners, Avionic Design GmbH from Germany, are also working on submitting open source drivers for Tegra upstream to the mainline Linux kernel. Nvidia co-founder & CEO laid out the Tegra processor roadmap using Ubuntu Unity in GPU Technology Conference 2013.
QNX
The Drive PX2 board was announced with QNX RTOS support at the April 2016 GPU Technology Conference.
Similar platforms
SoCs and platforms with comparable specifications (e.g. audio/video input, output and processing capability, connectivity, programmability, entertainment/embedded/automotive capabilities & certifications, power consumption) are:
Source of the article : Wikipedia
EmoticonEmoticon